skip to navigation
skip to content

Verilog_VCD 1.07

Module to Parse VCD (Value-Change-Dump) files

Verilog is a Hardware Description Language (HDL) used to model digital logic. While simulating logic circuits, the values of signals can be written out to a Value Change Dump (VCD) file. This module can be used to parse a VCD file so that further analysis can be performed on the simulation data. The entire VCD file can be stored in a Python data structure and manipulated using standard hash and array operations.

More details in the module file : .

Originally written in Perl by Gene Sullivan ( . Translated into Python by Sameer Gauria ( . Patches submitted by Scott Chin, Sylvain Guilley, Bogdan Tabacaru, Andrew Becker.

File Type Py Version Uploaded on Size
Verilog_VCD-1.07.tar.gz (md5) Source 2016-02-24 5KB