skip to navigation
skip to content

Not Logged In

Verilog_VCD 1.02

Module to Parse VCD (Value-Change-Dump) files

Latest Version: 1.05

Verilog is a Hardware Description Language (HDL) used to model digital logic. While simulating logic circuits, the values of signals can be written out to a Value Change Dump (VCD) file. This module can be used to parse a VCD file so that further analysis can be performed on the simulation data. The entire VCD file can be stored in a Python data structure and manipulated using standard hash and array operations.

More details in the module file : Verilog_VCD.py .

Originally written in Perl by Gene Sullivan (gsullivan@cpan.org) . Translated into Python by Sameer Gauria (sgauria+python@gmail.com) .

 
File Type Py Version Uploaded on Size
Verilog_VCD-1.02.tar.gz (md5) Source 2013-02-06 5KB
  • Downloads (All Versions):
  • 34 downloads in the last day
  • 167 downloads in the last week
  • 613 downloads in the last month